

CIRCUIT AND METHOD FOR PROVIDING A PRECISE CLOCK

Field of the Invention

The present invention relates to a method and/or
5 architecture for providing a precise clock generally and, more
particularly, to a method and/or architecture for providing a
precise clock without a precision timing element.

Background of the Invention

10 Computer, microcontroller and microprocessor systems use
one or more clock oscillator circuits to provide timing reference
signals. Conventional clock oscillator circuits using an external-
based clock can be used to provide a clock signal. A precision
timing component (i.e., crystal, ceramic resonator, etc.) that is
15 external to the oscillator circuit is required in an external-based
clock oscillator. The precision timing component supplies a
reference frequency for the clock oscillator. Interfacing to the
timing component requires one or two pins of the chip that the
external-based clock oscillator circuit is on. The precision
20 timing component adds to the cost of a system. The chip uses the

0325.00417
CD00111

reference frequency presented by the timing component or further
tunes the frequency to match the data rate of incoming data or a
multiple of the data rate. Phase Lock Loop (PLL) and/or Delay Lock
Loop (DLL) circuits can be used for locking to or matching data
5 rates. Locking to or matching data rates sometimes requires long
data 'training' sequences. Schemes that use a local fixed
reference frequency do some phase shifting or phase selection to
sample incoming data since the external and internal clock rates
differ.

Conventional Universal Serial Bus (USB) communication
systems are PLL based, with an accurate local clock. The USB
device can be compliant with the USB specification version 2.0
(published April 2000), which is hereby incorporated by reference
in its entirety (see <http://www.usb.org/developers/usb20/>). USB
15 version 2.0 host Full-speed communications packets include
accurately spaced 'Start Of Frame' (SOF) packets that arrive
periodically every 1 ms $\pm 0.05\%$ (i.e., 1.000 ms \pm 500 ns) (see USB
specification version 2.0, sections 7.1.11 and 7.1.12).

A clock oscillator that takes advantage of the accurately
20 spaced USB SOF packets to calibrate the frequency of the clock
signal would be desirable.

Summary of the Invention

The present invention concerns an apparatus comprising a circuit configured to (i) generate an output having a frequency and (ii) adjust the frequency in response to a measured duration of a known time interval associated with an input data stream.

The objects, features and advantages of the present invention include providing a method and/or architecture for providing a precise clock that may (i) tune an oscillator to match a clock rate of a host system, (ii) require no external precision timing component, (iii) require no chip pins, (iv) precisely lock to an incoming data rate with 0.2% precision or better, and/or (v) perform 0.2% accurate timing of data communications without an external timing component.

Brief Description of the Drawings

These and other objects, features and advantages of the present invention will be apparent from the following detailed description and the appended claims and drawings in which:

FIG. 1 is a block diagram illustrating a preferred embodiment of the present invention;

5

0

5

0

0

0

0325.00417
CD00111

a data stream from a host system. The frequency of oscillation may be adjusted to within 0.2% of the host data rate. In one example, the data stream may be a USB data stream.

In general, the circuit 100 may generate a clock signal
5 having an accuracy related to the host system data rate accuracy. The circuit 100 may have an input 102 that may receive the data stream (e.g., DATA) from the host system and an output 104 that may present a clock signal (e.g., CLK) that may be used, in one example, for data recovery. The signal DATA may be a serial data stream, for example, a full-speed communications data stream in accordance with the Universal Serial Bus (USB) version 2.0 standard (published April 2000), which is hereby incorporated by reference in its entirety. The signal DATA may have one or more periodic signal components of a known duration that may occur at precisely
10 known time intervals. For example, USB version 2.0 start-of-frame (SOF) packets or any other appropriate periodic component that may be contained in a communication protocol.

The circuit 100 may comprise a circuit 106 and a circuit 108. The circuit 106 may be a programmable oscillator circuit.
20 The circuit 108 may be a calibration circuit. The circuit 106 may have an input 110 that may receive a signal (e.g., CN) and an

0325.00417
CD00111

output 112 that may present the signal CLK. The circuit 106 may be configured to (i) generate the signal CLK having a default (untuned) frequency and (ii) adjust the frequency of the signal CLK in response to the signal CN. The signal CN may be, in one example, a digital tuning signal. However, other types of signals may be implemented accordingly to meet the design criteria of a particular application. The signal CN may be, in one example, 8-bits wide. However, other numbers of bit may be implemented to meet the design criteria of a particular application.

The circuit 108 may have the input 102 that may receive the signal DATA, an input 114 that may receive the signal CLK, and an output 116 that may present a signal CN. The circuit 108 may be configured to generate the signal CN in response to the signals DATA and CLK. For example, the signal CN may be generated in response to a measurement of the signal DATA made with the signal CLK.

Referring to FIG. 2, a detailed block diagram of the circuit 100 is shown. The circuit 108 may comprise, in one example, a circuit 120, a circuit 122, and a circuit 124. The circuit 120 may be a detector circuit. The circuit 122 may be a counter circuit. The circuit 124 may be a control circuit. The

0325.00417
CD00111

signal DATA may be presented to an input of the circuit 120. The circuit 120 may have an output 126 that may present a signal (e.g., DET) to an input 128 of the circuit 122. The circuit 120 may be configured to generate the signal DET in response to precise
5 periodic events having a known time interval in the signal DATA. For example, the circuit 120 may be implemented as a SOF packet detector in accordance with the USB 2.0 standard. The signal DET may be a detection signal that may indicate, in one example, recognition of a start of frame packet. In one example, the signal
10 DET may comprise a pulse for each SOF packet detected. For example, when the signal DATA comprises USB 2.0 SOF packets from a host system, the interval between pulses of the signal DET may be $1\text{ ms} \pm 500\text{ ns}$. However, other intervals may be implemented for other communication protocols.

15 The circuit 122 may be implemented, in one example, as one or more counters. The circuit 122 may have an input 130 that may receive the signal CLK and an output 132 that may present a signal (e.g., CNT) to an input 134 of the circuit 124. The circuit 122 may be configured to measure a time interval delimited by the
20 signal DET. In one example, the circuit 122 may start counting transitions of the signal CLK in response to a first transition of

0325.00417
CD00111

the signal DET and stop counting transitions of the signal CLK in response to a second transition of the signal DET. The circuit 122 may be configured, in one example, to present a measured value for the time interval as the signal CNT. In one example, the signal
5 CNT may comprise a count of a number of cycles of the signal CLK that occurred between two SOF packets in the signal DATA. Alternatively, the signal CNT may comprise a count of a number of cycles of the signal CLK that occur over a longer interval. For example, an interval comprising two or more SOF packets in the
10 signal DATA.

The circuit 124 may have an input 136 that may receive the signal CLK. The circuit 124 may be configured to generate the signal CN in response to the signals CNT and CLK. The circuit 124 may be programmed with the known interval between precise periodic
15 events of the signal DATA (e.g., the $1\text{ ms} \pm 500\text{ ns}$ interval between USB 2.0 SOF packets). In one example, the circuit 124 may be configured to generate the signal CN as the difference between the known value for the interval and the measured value as presented by the signal CNT. The signal CN may be used to tune the frequency of
20 the circuit 106. In one example, the circuit 106 may be a digitally tunable oscillator circuit and the signal CN may comprise

0325.00417
CD00111

digital tuning values from a look-up table addressed in response to the difference between the known value and the measured value for the time interval between, for example, SOF packets. In another example, the digital tuning values for the signal CN may be
5 computed using the known value and the measured value for the time interval. For example, when a difference between the known value and the measured value for the time interval between SOF packets is +7 counts off (e.g., the signal CNT = expected value +7) and the oscillator 106 is configured to adjust 0.6 steps/count, the circuit
10 124 may compute a correction of -4.2 steps. A correction (tuning) value of -4 may be presented to the oscillator 106 (e.g., CN = -4).

Referring to FIG. 3, a timing diagram illustrating a packetized communications data stream is shown. The data stream may contain a number of start of frame (SOF) packets 150 and a
15 number of data packets 152. The SOF and data packets may be implemented in accordance with the USB 2.0 full-speed standard. The USB specification generally requires that the time interval between the SOF packets be maintained within $1.000 \text{ ms} \pm 500 \text{ ns}$. The precise separation of the SOF packets 150 may be used as a
20 precision time reference (e.g., the variance of the time reference may be guaranteed by the 0.05% data rate requirement for hosts).

0325.00417
CD00111

When the programmable oscillator 106 is operating at a clock rate of 24 MHz, 24,000 counts may occur in one frame interval. The division of a frame interval into 24,000 parts (counts) may provide sufficient resolution for tuning the local oscillator to within a
5 0.25% final accuracy, even under worst case conditions.

Referring to FIG. 4, a diagram illustrating an example bit pattern of a SOF packet of FIG. 3 is shown. The occurrence of the SOF packet in the data stream may be indicated by detection of the SOF bit pattern. The SOF packet may be recognized without an initially highly precise clock. The bit pattern of the SOF packet generally contains no long runs of data without transitions. With no long runs of data without transitions, the SOF packet generally does not require an accurate clock for detection. The SOF packet is generally recognizable within the first 15 bits (e.g., portion
10 200). In addition to the SOF identification bits (e.g., bits 7-14), the SOF packet may comprise a number of sync bits (e.g., bits 0-6), a frame number (e.g., bits 15-25), a cyclic-redundancy-code (CRC) (e.g., bits 26-30), possible bit stuffs, and an end-of-packet (EOP) marker (e.g., bits 31-33). In one example, the bit patterns
15 20 may be presented in a Non-Return-to-Zero-Inverted (NRZI) format.

Referring to FIG. 5, a table illustrating an example of an accuracy analysis of the circuit 100 implemented with a target clock oscillator frequency of 24 MHz is shown. In accordance with the present invention, a clock oscillator may be tuned without an external precision timing component. In one example, a clock oscillator with an untuned accuracy of 10% may be adjusted to within 1.3% after one tuning, and within 0.26% after a second tuning (e.g., ~2 ms, or detection of three successive SOF packets). In another example, a clock oscillator with an untuned accuracy of 5% may be adjusted to within 0.7% after one tuning, and 0.19% after a second tuning. In general, a clock oscillator with an untuned accuracy within about 0.8% may be tuned to within 0.2% after one tuning (e.g., 1 ms or detection of two successive SOF packets). The data presented in FIG. 5 generally makes the following assumptions about the oscillator characteristics and error sources:

- (i) jitter in detecting successive SOF packets may be 175 ns (e.g., 2+ bit times);
- (ii) oscillator jitter may be 3ns;
- (iii) host SOF jitter may be 90 ns (e.g., 1 bit time) beyond the 500 ns of the USB specification;
- (iv) oscillator gain step size of 15 kHz/step at a 24 MHz clock rate;
- (v) gain step size may be trimmed to within 12%;
- and (vi) oscillator maximum linearity error may be 0.75 LSB. The

0325.00417
CD00111

step size of 15 kHz may provide sufficient resolution in the oscillator frequency. The above assumptions may be representative of a preferred implementation of the invention. However, acceptable performance to meet the design criteria of a particular implementation may be achieved using different assumptions concerning, for example, magnitude of error sources, gain step size, etc. For example, at 24 MHz, a 0.2% error is generally 48 kHz. The 15 kHz step size may allow tuning within ± 3 steps to meet the USB specification. Higher frequency clocks may be used to provide finer step sizes. The terminology used in FIG. 5 may be summarized in the following TABLE 1:

TABLE 1

Field	Units	Description
Clock Err	%	This gives the initial accuracy of the internal clock before the tuning step. The value is relative to the incoming USB data traffic rate.
Frame Time	ns	= 1ms (host 0.05% error not accounted for - chip locks req becomes 0.20%)
Min Time Max Time	ns	Calculation of min (max) time for the total Bit Times, by subtracting (adding) Osc. Jitter and the appropriate Next/Pair Jitter to the nominal time.
ClockFreq	MHz	Nominal clock rate of internal oscillator. Initial error ('Clock Err') is from this number. This field, located above 'Min Count,' is entered by user.
Min Count Max Count	-	Calculation of min and max possible counts over the bit time window. $\text{Min} = \text{INT}(\text{MinTime} * \text{ClockFreq} * (1 - \text{ClockErr}) / 1000)$ $\text{Max} = \text{INT}(\text{MaxTime} * \text{ClockFreq} * (1 + \text{ClockErr}) / 1000) + 1$
ClkMinRange ClkMaxRange	MHz	Calculation of possible frequency range in the oscillator that could give the Min or Max Counts in the counter over the given bit time range (between Min Time and Max Time). Note that the possible

25

		<p>ranges for a given count can exceed the initial Clock Err inaccuracy, and reflects the number the circuit must use in determining the possible frequency.</p> $\text{ClkMinRange} = (\text{Min Count} - 1) * 1000 / (\text{Max Time})$ $\text{ClkMaxRange} = (\text{Max Count} + 1) * 1000 / (\text{Min Time})$
TuneAmount: AveMin AveMax	MHz	<p>This gives the tune amount necessary, in this case for the worst case counts that could occur under the specified conditions. The amount is the difference between average of the ClkMinRange (ClkMaxRange) and the ideal frequency.</p> $\text{TuneAmount} = \text{ClockFreq} - (\text{Average of ClkMin(Max)Range values})$
TuneCounts MIN MAX	-	<p>The MIN cases, shown in the second row, apply to AveMin TuneAmount.</p> <p>The MAX cases, shown later in the second row, apply to the AveMax TuneAmount.</p> <p>This is the actual change in the oscillator trim setting, using the known step size for the oscillator. This is the amount of correction necessary to nominally trim the frequency to the right value.</p>
MIN Tuning MAX Tuning	MHz %	<p>These give the worst case final values of the clock after applying the correction. The error results from (A) the initial uncertainty in the clock frequency for a given count, (B) the error in the correction factor at this corner (Step Sizes Limit - nominal step size), and (C) Oscillator Linearity Error. The following two calculations illustrate a pair for the MIN case.</p> $\text{Min Freq} = \text{ClkMinRange}[\text{smallest}] + (\text{TuneCount} * \text{Smallest StepSize}) - (\text{LinearityError} * \text{Smallest StepLimit})$ $\text{Max Freq} = \text{ClkMinRange}[\text{biggest}] + (\text{TuneCount} * \text{Biggest StepSize}) + (\text{LinearityError} * \text{Biggest StepLimit})$ <p>The % value is just the % error from the ideal</p>
Max Error... MIN MAX	%	<p>This is just the maximum value from the preceding MIN and MAX tuning results.</p>

35

In the USB system, the host generally transmits at a highly precise data rate (0.05% accurate) while 'Full Speed' (12 Mb/s data) devices are generally required to transmit with a

0325.00417
CD00111

somewhat more relaxed precision (0.25%). The required precision typically requires a local timing element, such as a crystal, as the basis for accurate data rate transmission. In the present invention, no highly precise timing element is generally used. A reasonably stable oscillator circuit 106 may be present on chip, and generally requires an initial accuracy of only 5 to 10%. The oscillator 106 may be capable of fairly rapid tuning. The circuit 100 may be configured to time incoming data, for example, the interval between start-of-frame (SOF) packets. The SOF packets may be specified to be transmitted by the host at 1 ms intervals, with no more than a ± 500 ns error. By timing the precision time interval, the circuit 100 may determine the error in the programmable clock oscillator 106, and adjust the oscillator accordingly.

With standard CMOS processing, the circuit 100 may quickly achieve a precise frequency within 0.2% of the host clock rate (using the SOF interval). The present invention may, in one example, exploit characteristics of USB traffic to achieve the required precision using only a single USB data frame. However, other numbers of frames may be used.

0325.00417
CD00111

Following a reset, the circuit 100 will generally receive a minimum of 10 SOF packets before transmitting anything. The circuit 100 may be configured to use the SOF interval to complete the precision tuning of the circuit 106. The SOF packets generally arrive at 1 ms intervals. The circuit 100 may be configured to continuously fine tune the circuit 106 using subsequent intervals.

In one example, various options on counting may exist, including:

1. Choosing an appropriate clock rate;
2. Choosing an initial wide-tuning range vs. a later limited tuning range (to avoid erroneous behavior on a badly placed SOF packet);
3. Determining the method for recognizing the SOF; and/or
4. Tuning the oscillator 106 directly on a single packet, rather than the interval (e.g., 1ms) between 2 SOF packets. However, tuning the oscillator 106 directly may require a much higher frequency clock, for sufficient oversampling.

An alternative embodiment of the present invention may use pulses generated in response to the arrival of the SOF packets

0325.00417
CD00111

as the reference signal of a phase locked loop (PLL). The PLL would generally lock to the SOF packet rate. However, the use of a PLL involved additional design to achieve the desired accuracy in the required time (e.g., ~10 ms).

5 The present invention may take advantage of generally not needing to transmit with a precise clock until after a number of packets that are accurately timed by the host are received. The circuit 100 may initially tune during a reset time after a bus reset. The reset time may be, in one example, at least 10 ms (e.g., USB 2.0, section 7.1.7.6, time interval Δt_6). Receiving 6
10 or fewer SOF packets will generally be sufficient to tune the oscillator 106 to within 0.25% in the accordance with the present invention. Following this initial tuning, continual incremental tuning may occur with each frame, or each pair of frames.

15 In one example, the oscillator 106 may need to be trimmed to provide a reasonably accurate frequency step size (e.g., a "gain" trim). Once the trimming is done, an "offset" trim to close to the target frequency may also be done. The trim values may be stored in non-volatile memory (e.g., EPROM, EEPROM, flash memory,
20 etc.). The trim values stored in non-volatile memory may be loaded

0325.00417
CD00111

into the oscillator 106 during initialization (e.g., boot-loaded).
For parts without non-volatile memory, a laser trimming step may be used.

The following process may illustrate an example operation
5 of a device implemented in accordance with the present invention.

Step 1. The device may power up at a reset oscillator frequency. In general, the reset frequency may be less than the final target frequency.

Step 2. The device may be automatically brought close to
the target frequency via the factory-set trim. In
one example, the factory-set trim may be loaded
from a non-volatile memory (e.g., EPROM, flash
memory, EEPROM, etc.) and presented through a boot-
loader during initialization. In another example,
15 the factory-set trim may already be available
through a laser trim. The trim setting may set the
oscillator gain within ~10% of the ideal value, and
the actual frequency to within 5% of the final
frequency.

Step 3. A SOF interval counter may be reset. The reset value may be, in one example, zero. However, any other convenient value (e.g., 576 (240 hex)) may be used to simplify tuning, as explained below).

5 Step 4. A SOF packet may arrive, and may be signaled by a SOF detector. In one example, a standard USB Serial Interface Engine (SIE) may be used. However, other appropriate detection circuits may be implemented to meet the design criteria of a particular application. The arrival of the SOF packet may start the interval counter.

Step 5. Another SOF packet may arrive and may be again signaled by the SOF detector, stopping the interval counter. The count value will generally be 24000 counts from the reset value, for a clock frequency of 24 MHz. Deviation from the 24000 target count generally indicates an internal clock mismatch to the system clock.

Step 6. The circuit 100 may use the count error (e.g., the difference from the expected and the actual count)

to look up a frequency correction value from a look-up table. In another example, the frequency correction value may be computed from the count error. The correction value may be applied to the on-chip digitally-controlled oscillator 106.

Step 7. The counter(s) may be reset. The next pair of SOF packets may again start and stop the counter(s), and a new correction number may be looked up (or computed) and applied to the oscillator.

Step 8. The step 7. may be repeated as often as desired, possibly on every pair of SOF packets.

Several options may be used for optimizing the circuit 100, including but not limited to:

(i) Using two different tuning modes - one for the initial tuning from power up, and another applied once the oscillator is 'locked.' The initial phase may allow wider tuning ranges, while in the stable phase the increment amount may be limited to prevent rapid changes in frequency.

(ii) Returning initially to the wider tuning mode after leaving a suspend mode.

(iii) Determining the limit, if any, for aborting the tuning on a count error that is outside a pre-defined acceptable range.

(iv) Tuning continuously from one SOF to the next, vs. tuning on SOF pairs. In the a first method, tuning may occur from SOF #1 to SOF #2, then SOF #2 to SOF #3, then SOF #3 to SOF #4, etc. In a second method, tuning may occur from SOF #1 to SOF #2, then from SOF #3 to SOF #4, then from SOF #5 to SOF #6, etc. The first method may provide more tuning events over a given time interval, but generally at the expense of a more complex counter design. In the second method, the counter may be stopped at the second SOF of each pair, and the result used for the tuning. In the first method, the counter result may be, in one example, captured (e.g., in a latch, register, etc.) and then immediately reset for the next interval. Alternatively, two counters may be used alternately to count successive intervals.

(v) Tuning across longer time intervals than between two successive SOFs. The counting interval may be chosen to be any integral number of SOFs, such as measuring across two frame times (e.g. from SOF #1 to SOF #3 or from SOF #n to SOF #n+2, where n is an integer). Generally, the interval may be measured across a number of SOF packets, for example, measuring from SOF #n to SOF #n+m where n and m are integers.

When the circuit 106 is updated, a faster-than-desired clock may occur for one cycle. To prevent updates to the digitally controlled oscillator from causing a somewhat faster-than-desired clock for one cycle at the update, the circuit 100 may be configured to filter or gate off the clock for one cycle during updates.

In one example, the SOF detect circuit 120 may only need to follow a SOF packet through a packet identifier field (PID). Following the packet only through the (PID) may relax the timing accuracy requirements (no long runs without a transition).

In one example (e.g., for a 24 MHz clock and a 1ms interval), the number of counts in a 1ms interval will nominally be

0325.00417
CD00111

24000. Resetting the counter 122 with a value of 576 may result in the LSBs being zero under the ideal case (e.g., count=24576 = 0x3000hex). By resetting the counter to 576, a number of the LSBs may be used as an index into a correction look-up table. An

5 example look-up table may be summarized in the following TABLE 2:

TABLE 2

For Count-24000 in range of:		
Minimum	Maximum	Tuning Amount (steps) [Tune up if count <24000 Tune down if count >24000]
0	7	0
8	22	1
23	37	2
$8+15*(N-1)$	$7+15*N$	N

15
20
25
30
35
40
45
50
55
60
65
70
75
80
85
90
95
100
105
110
115
120
125
130
135
140
145
150
155
160
165
170
175
180
185
190
195
200
205
210
215
220
225
230
235
240
245
250
255
260
265
270
275
280
285
290
295
300
305
310
315
320
325
330
335
340
345
350
355
360
365
370
375
380
385
390
395
400
405
410
415
420
425
430
435
440
445
450
455
460
465
470
475
480
485
490
495
500
505
510
515
520
525
530
535
540
545
550
555
560
565
570
575
580
585
590
595
600
605
610
615
620
625
630
635
640
645
650
655
660
665
670
675
680
685
690
695
700
705
710
715
720
725
730
735
740
745
750
755
760
765
770
775
780
785
790
795
800
805
810
815
820
825
830
835
840
845
850
855
860
865
870
875
880
885
890
895
900
905
910
915
920
925
930
935
940
945
950
955
960
965
970
975
980
985
990
995
1000
1005
1010
1015
1020
1025
1030
1035
1040
1045
1050
1055
1060
1065
1070
1075
1080
1085
1090
1095
1100
1105
1110
1115
1120
1125
1130
1135
1140
1145
1150
1155
1160
1165
1170
1175
1180
1185
1190
1195
1200
1205
1210
1215
1220
1225
1230
1235
1240
1245
1250
1255
1260
1265
1270
1275
1280
1285
1290
1295
1300
1305
1310
1315
1320
1325
1330
1335
1340
1345
1350
1355
1360
1365
1370
1375
1380
1385
1390
1395
1400
1405
1410
1415
1420
1425
1430
1435
1440
1445
1450
1455
1460
1465
1470
1475
1480
1485
1490
1495
1500
1505
1510
1515
1520
1525
1530
1535
1540
1545
1550
1555
1560
1565
1570
1575
1580
1585
1590
1595
1600
1605
1610
1615
1620
1625
1630
1635
1640
1645
1650
1655
1660
1665
1670
1675
1680
1685
1690
1695
1700
1705
1710
1715
1720
1725
1730
1735
1740
1745
1750
1755
1760
1765
1770
1775
1780
1785
1790
1795
1800
1805
1810
1815
1820
1825
1830
1835
1840
1845
1850
1855
1860
1865
1870
1875
1880
1885
1890
1895
1900
1905
1910
1915
1920
1925
1930
1935
1940
1945
1950
1955
1960
1965
1970
1975
1980
1985
1990
1995
2000
2005
2010
2015
2020
2025
2030
2035
2040
2045
2050
2055
2060
2065
2070
2075
2080
2085
2090
2095
2100
2105
2110
2115
2120
2125
2130
2135
2140
2145
2150
2155
2160
2165
2170
2175
2180
2185
2190
2195
2200
2205
2210
2215
2220
2225
2230
2235
2240
2245
2250
2255
2260
2265
2270
2275
2280
2285
2290
2295
2300
2305
2310
2315
2320
2325
2330
2335
2340
2345
2350
2355
2360
2365
2370
2375
2380
2385
2390
2395
2400
2405
2410
2415
2420
2425
2430
2435
2440
2445
2450
2455
2460
2465
2470
2475
2480
2485
2490
2495
2500
2505
2510
2515
2520
2525
2530
2535
2540
2545
2550
2555
2560
2565
2570
2575
2580
2585
2590
2595
2600
2605
2610
2615
2620
2625
2630
2635
2640
2645
2650
2655
2660
2665
2670
2675
2680
2685
2690
2695
2700
2705
2710
2715
2720
2725
2730
2735
2740
2745
2750
2755
2760
2765
2770
2775
2780
2785
2790
2795
2800
2805
2810
2815
2820
2825
2830
2835
2840
2845
2850
2855
2860
2865
2870
2875
2880
2885
2890
2895
2900
2905
2910
2915
2920
2925
2930
2935
2940
2945
2950
2955
2960
2965
2970
2975
2980
2985
2990
2995
3000
3005
3010
3015
3020
3025
3030
3035
3040
3045
3050
3055
3060
3065
3070
3075
3080
3085
3090
3095
3100
3105
3110
3115
3120
3125
3130
3135
3140
3145
3150
3155
3160
3165
3170
3175
3180
3185
3190
3195
3200
3205
3210
3215
3220
3225
3230
3235
3240
3245
3250
3255
3260
3265
3270
3275
3280
3285
3290
3295
3300
3305
3310
3315
3320
3325
3330
3335
3340
3345
3350
3355
3360
3365
3370
3375
3380
3385
3390
3395
3400
3405
3410
3415
3420
3425
3430
3435
3440
3445
3450
3455
3460
3465
3470
3475
3480
3485
3490
3495
3500
3505
3510
3515
3520
3525
3530
3535
3540
3545
3550
3555
3560
3565
3570
3575
3580
3585
3590
3595
3600
3605
3610
3615
3620
3625
3630
3635
3640
3645
3650
3655
3660
3665
3670
3675
3680
3685
3690
3695
3700
3705
3710
3715
3720
3725
3730
3735
3740
3745
3750
3755
3760
3765
3770
3775
3780
3785
3790
3795
3800
3805
3810
3815
3820
3825
3830
3835
3840
3845
3850
3855
3860
3865
3870
3875
3880
3885
3890
3895
3900
3905
3910
3915
3920
3925
3930
3935
3940
3945
3950
3955
3960
3965
3970
3975
3980
3985
3990
3995
4000
4005
4010
4015
4020
4025
4030
4035
4040
4045
4050
4055
4060
4065
4070
4075
4080
4085
4090
4095
4100
4105
4110
4115
4120
4125
4130
4135
4140
4145
4150
4155
4160
4165
4170
4175
4180
4185
4190
4195
4200
4205
4210
4215
4220
4225
4230
4235
4240
4245
4250
4255
4260
4265
4270
4275
4280
4285
4290
4295
4300
4305
4310
4315
4320
4325
4330
4335
4340
4345
4350
4355
4360
4365
4370
4375
4380
4385
4390
4395
4400
4405
4410
4415
4420
4425
4430
4435
4440
4445
4450
4455
4460
4465
4470
4475
4480
4485
4490
4495
4500
4505
4510
4515
4520
4525
4530
4535
4540
4545
4550
4555
4560
4565
4570
4575
4580
4585
4590
4595
4600
4605
4610
4615
4620
4625
4630
4635
4640
4645
4650
4655
4660
4665
4670
4675
4680
4685
4690
4695
4700
4705
4710
4715
4720
4725
4730
4735
4740
4745
4750
4755
4760
4765
4770
4775
4780
4785
4790
4795
4800
4805
4810
4815
4820
4825
4830
4835
4840
4845
4850
4855
4860
4865
4870
4875
4880
4885
4890
4895
4900
4905
4910
4915
4920
4925
4930
4935
4940
4945
4950
4955
4960
4965
4970
4975
4980
4985
4990
4995
5000
5005
5010
5015
5020
5025
5030
5035
5040
5045
5050
5055
5060
5065
5070
5075
5080
5085
5090
5095
5100
5105
5110
5115
5120
5125
5130
5135
5140
5145
5150
5155
5160
5165
5170
5175
5180
5185
5190
5195
5200
5205
5210
5215
5220
5225
5230
5235
5240
5245
5250
5255
5260
5265
5270
5275
5280
5285
5290
5295
5300
5305
5310
5315
5320
5325
5330
5335
5340
5345
5350
5355
5360
5365
5370
5375
5380
5385
5390
5395
5400
5405
5410
5415
5420
5425
5430
5435
5440
5445
5450
5455
5460
5465
5470
5475
5480
5485
5490
5495
5500
5505
5510
5515
5520
5525
5530
5535
5540
5545
5550
5555
5560
5565
5570
5575
5580
5585
5590
5595
5600
5605
5610
5615
5620
5625
5630
5635
5640
5645
5650
5655
5660
5665
5670
5675
5680
5685
5690
5695
5700
5705
5710
5715
5720
5725
5730
5735
5740
5745
5750
5755
5760
5765
5770
5775
5780
5785
5790
5795
5800
5805
5810
5815
5820
5825
5830
5835
5840
5845
5850
5855
5860
5865
5870
5875
5880
5885
5890
5895
5900
5905
5910
5915
5920
5925
5930
5935
5940
5945
5950
5955
5960
5965
5970
5975
5980
5985
5990
5995
6000
6005
6010
6015
6020
6025
6030
6035
6040
6045
6050
6055
6060
6065
6070
6075
6080
6085
6090
6095
6100
6105
6110
6115
6120
6125
6130
6135
6140
6145
6150
6155
6160
6165
6170
6175
6180
6185
6190
6195
6200
6205
6210
6215
6220
6225
6230
6235
6240
6245
6250
6255
6260
6265
6270
6275
6280
6285
6290
6295
6300
6305
6310
6315
6320
6325
6330
6335
6340
6345
6350
6355
6360
6365
6370
6375
6380
6385
6390
6395
6400
6405
6410
6415
6420
6425
6430
6435
6440
6445
6450
6455
6460
6465
6470
6475
6480
6485
6490
6495
6500
6505
6510
6515
6520
6525
6530
6535
6540
6545
6550
6555
6560
6565
6570
6575
6580
6585
6590
6595
6600
6605
6610
6615
6620
6625
6630
6635
6640
6645
6650
6655
6660
6665
6670
6675
6680
6685
6690
6695
6700
6705
6710
6715
6720
6725
6730
6735
6740
6745
6750
6755
6760
6765
6770
6775
6780
6785
6790
6795
6800
6805
6810
6815
6820
6825
6830
6835
6840
6845
6850
6855
6860
6865
6870
6875
6880
6885
6890
6895
6900
6905
6910
6915
6920
6925
6930
6935
6940
6945
6950
6955
6960
6965
6970
6975
6980
6985
6990
6995
7000
7005
7010
7015
7020
7025
7030
7035
7040
7045
7050
7055
7060
7065
7070
7075
7080
7085
7090
7095
7100
7105
7110
7115
7120
7125
7130
7135
7140
7145
7150
7155
7160
7165
7170
7175
7180
7185
7190
7195
7200
7205
7210
7215
7220
7225
7230
7235
7240
7245
7250
7255
7260
7265
7270
7275
7280
7285
7290
7295
7300
7305
7310
7315
7320
7325
7330
7335
7340
7345
7350
7355
7360
7365
7370
7375
7380
7385
7390
7395
7400
7405
7410
7415
7420
7425
7430
7435
7440
7445
7450
7455
7460
7465
7470
7475
7480
7485
7490
7495
7500
7505
7510
7515
7520
7525
7530
7535
7540
7545
7550
7555
7560
7565
7570
7575
7580
7585
7590
7595
7600
7605
7610
7615
7620
7625
7630
7635
7640
7645
7650
7655
7660
7665
7670
7675
7680
7685
7690
7695
7700
7705
7710
7715
7720
7725
7730
7735
7740
7745
7750
7755
7760
7765
7770
7775
7780
7785
7790
7795
7800
7805
7810
7815
7820
7825
7830
7835
7840
7845
7850
7855
7860
7865
7870
7875
7880
7885
7890
7895
7900
7905
7910
7915
7920
7925
7930
7935
7940
7945
7950
7955
7960
7965
7970
7975
7980
7985
7990
7995
8000
8005
8010
8015
8020
8025
8030
8035
8040
8045
8050
8055
8060
8065
8070
8075
8080
8085
8090
8095
8100
8105
8110
8115
8120
8125
8130
8135
8140
8145
8150
8155
8160
8165
8170
8175
8180
8185
8190
8195
8200
8205
8210
8215
8220
8225
8230
8235
8240
8245
8250
8255
8260
8265
8270
8275
8280
8285
8290
8295
8300
8305
8310
8315
8320
8325
8330
8335
8340
8345
8350
8355
8360
8365
8370
8375
8380
8385
8390
8395
8400
8405
8410
8415
8420
8425
8430
8435
8440
8445
8450
8455
8460
8465
8470
8475
8480
8485
8490
8495
8500
8505
8510
8515
8520
8525
8530
8535
8540
8545
8550
8555
8560
8565
8570
8575
8580
8585
8590
8595
8600
8605
8610
8615
8620
8625
8630
8635
8640
8645
8650
8655
8660
8665
8670
8675
8680
8685
8690
8695
8700
8705
8710
8715
8720
8725
8730
8735
8740
8745
8750
8755
8760
8765
8770
8775
8780
8785
8790
8795
8800
8805
8810
8815
8820
8825
8830
8835
8840
8845
8850
8855
8860
8865
8870
8875
8880
8885
8890
8895
8900
8905
8910
8915
8920
8925
8930
8935
8940
8945
8950
8955
8960
8965
8970
8975
8980
8985
8990
8995
9000
9005
9010
9015
9020
9025
9030
9035
9040
9045
9050
9055
9060
9065
9070
9075
9080
9085
9090
9095
9100
9105
9110
9115
9120
9125
9130
9135
9140
9145
9150
9155
9160
9165
9170
9175
9180
9185
9190
9195
9200
9205
9210
9215
9220
9225
9230
9235
9240
9245
9250
9255
9260
9265
9270
9275
9280
9285
9290
9295
9300
9305
9310
9315
9320
9325
9330
9335
9340
9345
9350
9355
9360
9365
9370
9375
9380
9385
9390
9395
9400
9405
9410
9415
9420
9425
9430
9435
9440
9445
9450
9455
9460
9465
9470
9475
9480
9485
9490
9495
9500
9505
9510
9515
9520
9525
9530
9535
9540
9545
9550
9555
9560
9565
9570
9575
9580
9585
9590
9595
9600
9605
9610
9615
9620
9625
9630
9635
9640
9645
9650
9655
9660
9665
9670
9675
9680
9685
9690
9695
9700
9705
9710
9715
9720
9725
9730
9735
9740
9745
9750
9755
9760
9765
9770
9775
9780
9785
9790
9795
9800
9805
9810
9815
9820
9825
9830
9835
9840
9845
9850
9855
9860
9865
9870
9875
9880
9885
9890
9895
9900
9905
9910
9915
9920
9925
9930
9935
9940
9945
9950
9955
9960
9965
9970
9975
9980
9985
9990
9995
10000
10005
10010
10015
10020
10025
10030
10035
10040
10045
10050
10055
10060
10065

